

Recent Advances in Quantum Dot Cellular Automata: A Comprehensive Survey

Aswathy N¹, Rahul Krishnan^{1,2}

¹Lincoln University College, Malaysia; ²Sree Buddha College of Engineering India

pdf.aswathy@lincoln.edu.my

Abstract: As the Complementary Metal-oxide Semiconductor Technology reaches its physical limitations, classical computing technologies face issues in terms of area, cell count, power consumption, and latency, making it difficult to design high speed, and energy efficient systems. Among the emerging nano-scale technologies Quantum-dot cellular Automata(QCA) is the prominent candidate for future applications. Through the deployment of electron positions within quantum cells, QCA reduces power consumption by enabling binary logic without the need for electric current flow. This paper offers a thorough analysis of QCA technology, focusing on several circuit designs and approaches that have been put out recently. It also discusses the performance parameters of digital circuits like Full adder, Multiplexer, Code Converter and Comparators proposed in various recent articles.

Keywords: Polarization, majority gate, QCA cell, QCA wire, clocking scheme.

Introduction

In the early days, the integration of transistors on a chip followed Moore's law. Today, due to the physical limitations, the secondary effects will dominate in the case of CMOS. The urge to design ultra-low power circuits reaches into the newly evolved beyond CMOS technology called QCA. QCA is a transistor less computing paradigm with an operating speed of THz and a device density of 10¹² devices/cm². FET-based logic is replaced by the QCA device paradigm, which makes use of the quantum effects of nano scale [1].

QCA Cell

In contrast to CMOS technology's current switching, QCA encodes binary data according to each electron's location. Each cell in the QCA array is made up of quantum dots, which are also thought of as sites that are placed at the square cell's corners. The dots contain the localized charge. Two mobile electrons that can tunnel between the dots make up the cell as well. Due to coulombic repulsion, two free electrons are always found diagonally in the corners of the cells. The four cell structures are common. Hence, two binary states are obtained with a cell, $P = -1$ indicating logic 0 and $P = +1$ to refer to logic 1. This enabled the design of digital circuits having two levels of computing logic. Figure 1 displays the four-dot QCA cell with the polarization [2].




Figure 1. Cell Polarization

QCA Wire

An array of QCA cells constitute QCA wire. The wire transmits input cell state to the output. There are two types of cells called 90 degrees (normal cells) and 45 degrees (rotating cells).

QCA Gates.

The basic QCA gates are inverter and majority gate. The inverter depicted in Figure 2. operates by inverting the electron alignment caused by coulombic repulsion at the corner cell. When electrons have the same polarization as the input cell, they will experience maximal repulsion and instability, causing them to anti-align with it. This is one of the fundamental designs of the inverter, and the corner cell is aligned at 45 degrees relative to the other cells. While alternative designs have been proposed by academics, this one is widely applicable to most circuits.




Figure 2. Majority gates

The majority gate is also a crucial gate in QCA. This gate determines the value of the output cell based on the polarization of the majority of inputs, creating a ground state for the device cell (central cell). The majority gate uses the equation (1).

$$Y = AB + BC + AC \quad (1)$$

where A, B, and C are the inputs. The majority gate may build AND and OR gates by applying fixed polarization to one of its inputs. When the input polarization is set to 1, the majority voter works as an OR gate; when set to -1, the gate acts as an AND gate.

QCA Clocking

The clocking in QCA comprises two functions. One is for the synchronization of data flow and the other is to act as an alternative to the power supply as in the case of classical circuits. Clocking primarily controls the tunneling barriers between quantum dots, thereby regulating electron transfer. The QCA clocking scheme comprises four phases: switch, hold, release, and relax. In QCA, cells begin with low potential barriers and no polarization. During the switch phase, surrounding cell polarization pushes a cell into a different state. The tunnel barriers are then lifted, securing this situation. During the hold phase, the cell

retains its polarization and pushes neighboring cells. During the release and relax phases, barriers are reduced, electrons tunnel, and the cell returns to null polarization. The clock zones are color-coded as shown in Figure 3. (zones 0: green, 1: magenta, 2: blue, and 3: white).



Figure 3. Clocking Scheme

Related Work

The digital circuits using CMOS transistors are replaced by QCA technology for improving the performance parameters. Researchers are designing new optimized logic blocks for future application. The main circuits like full adder, multiplexer, code converter and comparator are discussed in this section.

Full adder

The basic unit of a multibit adder is a QCA-based FA. Seyedi, et al have explored a multilayer adder with 18 cells with an area of $0.02 \mu\text{m}^2$ and a latency of 2 clock cycles [3]. A reversible full adder with 48 cells with area of $0.04 \mu\text{m}^2$ and latency of 2 clock cycles were proposed by Jaiswal [4]. Zohaib, et. al suggested a full adder with 38 cells occupying an area of $0.035 \mu\text{m}^2$ with a latency of 3 clock zones [5].

Multiplexer

In S Kassa [6], introduced another 2:1 multiplexer design consuming 23 cells, $0.04 \mu\text{m}^2$ area, and 0.5 clock cycle latency. In [7] an optimal, single-layered, 1:2 demultiplexer circuit is proposed using 19 QCA cells with a latency of a single clock cycle. Aswathy et.al explored a demux design with cell count as 15 , occupying an area of $0.02 \mu\text{m}^2$ with a latency of 0.5 clock cycles[8].

Code converter

Safaiezadeh et. al in [9] has proposed a novel QCA circuit to convert the 4-bit BtoG code. This conversion method is useful to reduce the rapid switching activity. The BtoG converter is simulated using a suggested XOR structure. This structure is $0.02 \mu\text{m}^2$ in size and contains 29 cells. For it to produce the right outputs, two clock zones are required. There is no crossover in this structure. Rezhi in [10] investigated converters based on the tile-based architecture of the QCA XOR gate. In comparison to their equivalent counterparts, the proposed design was implemented with a cell count of 35 and having latency of 0.5.

Comparator

Bahrepor investigated a comparator utilizing two five-input majority gates and one three-input majority gate with 43 cells, $0.08 \mu\text{m}^2$ area, and five clock cycles delay [11]. A comparator presenting a modular

XOR/XNOR structure consuming 0.04 μm^2 area, and 0.75 clock cycles latency is designed in [12] using 47 cells. An optimized comparator was proposed by Shiri et al. [13] by exploring Improved Gate Diffusion Input (IGDI) design specifically for QCA technology as a universal gate. The design occupies 38 cells with 0.03 μm^2 area and two clock cycles. Aswathy et al. [14] have introduced two comparator designs, and the best cost-effective co-planar design has 35 cells occupying an area of 0.04 μm^2 .

Result and Discussion

The comparison of various circuits is listed in table 1. The various performance parameters are area, cell count and latency.

Table 1. Comparison of various QCA circuits

Design	Reference	Area	Cell count	Latency
Full adder	[3]	0.02	18	2
	[4]	0.04	48	2
	[5]	0.035	38	3
Multiplexer	[6]	0.04	23	0.5
	[7]	-	19	1
	[8]	0.02	15	0.5
Code converter	[9]	0.02	20	0.5
	[10]	-	35	0.5
Comparator	[11]	0.08	43	5
	[12]	0.04	47	0.75
	[13]	0.03	38	2
	[14]	0.04	35	0.5

Conclusions

Future applications will concentrate on nanoscale devices as CMOS technology approaches its physical limit; new computer paradigms like QCA are quite promising. This article focuses on the analysis of different modules that are necessary for different applications. Recent circuits such as full adder, multiplexer, code converter, and comparator are compared in terms of cell count, area, and latency. More efficient circuits are needed for upcoming applications including communication and the Internet of Things.

References

1. A. Razavieh, P. Zeitzoff and E. J. Nowak, "Challenges and Limitations of CMOS Scaling for FinFET and Beyond Architectures," in *IEEE Transactions on Nanotechnology*, vol. 18, pp. 999-1004, 2019.
<https://doi.org/10.1109/TNANO.2019.2942456>
2. A. H. Majeed, M. S. B. Zainal, E. Alkaldy, and D. M. Nor, "Full Adder Circuit Design with Novel Lower Complexity XOR Gate in QCA Technology," *Transactions on Electrical and Electronic Materials*, vol. 21, no. 2, pp. 198–207, Jan. 2020.
<https://doi.org/10.1007/s42341-019-00166-y>

3. S. Seyedi and N. Jafari Navimipour, "Designing a multi-layer full-adder using a new three-input majority gate based on quantum computing," *Concurrency and Computation: Practice and Experience*, vol. 34, no. 4, Oct. 2021.
<https://doi.org/10.1002/cpe.6653>
4. R.K. Jaiswal, D. Sing., V.M. Sharma, & D. Vishwakarma, "Performance analysis of full adder and full subtractor using quantum-dot cellular automata," *e-Prime-Advances in Electrical Engineering, Electronics and Energy*, vol. 6, 2023.
5. M. Zohaib, N. J. Navimipour, M. T. Aydemir, and S.-S. Ahmadpour, "High-speed and area-efficient arithmetic and logic unit architecture using quantum-dot cellular automata for digital signal processing," *Nano Communication Networks*, vol. 44, p. 100574, Jul. 2025.
<https://doi.org/10.1016/j.nancom.2025.100574>.
6. S. Kassa, N. K. Misra, S. S. Ahmadpour, V. Lamba, and N. Vadthiya, "A novel design of coplanar 8-bit ripple carry adder using field-coupled quantum-dot cellular automata nanotechnology," *The European Physical Journal Plus*, vol. 138, no. 8, Aug. 2023.
<https://doi.org/10.1140/epjp/s13360-023-04369-4>.
7. V. K. Sharma, "Optimal design for 1:2n demultiplexer using QCA nanotechnology with energy dissipation analysis," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, vol. 34, no. 6, May 2021.
<https://doi.org/10.1002/jnm.2907>.
8. A. N and N. M. Siva Mangai, "Optimising energy consumption in Nano-cryptography: Quantum cellular automata-based multiplexer/demultiplexer design," *IET Quantum Communication*, vol. 5, no. 4, pp. 632–640, Oct. 2024.
<https://doi.org/10.1049/qtc2.12115>.
9. B. Safaezadeh, E. Mahdipour, M. Haghpour, S. Sayedsalehi, and M. Hosseinzadeh, "Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology," *Optical and Quantum Electronics*, vol. 53, no. 12, Nov. 2021.
<https://doi.org/10.1007/s11082-021-03294-z>.
10. J. I. Reshi, M. T. Bandy, and F. A. Khanday, "Modelling of efficient nano-scale code converters using quantum dot cellular automata," *Analog Integrated Circuits and Signal Processing*, vol. 122, no. 2, Jan. 2025.
<https://doi.org/10.1007/s10470-025-02300-8>.
11. D. Bahrepour, "A novel full comparator design based on quantum-dot cellular automata," *International Journal of Information and Electronics Engineering*, vol 5, no. 6, pp-406, Nov 2015.
12. L. Wang and G. Xie, "A Novel XOR/XNOR Structure for Modular Design of QCA Circuits," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 12, pp. 3327-3331, Dec. 2020.
<https://doi.org/10.1109/TCSII.2020.2989496>.
13. H. Sadrarhami, S. M. Zanjani, M. Dolatshahi, and B. Barekatin, "Design and simulation of a new QCA-based low-power universal gate," *Frontiers in Computer Science*, vol. 6, Jun. 2024
<https://doi.org/10.3389/fcomp.2024.1373906>.
14. A. N, S. M. N M, and R. Krishnan, "Design of optimized and energy efficient single-bit comparator using quantum dot cellular automata," *Engineering Research Express*, vol. 7, no. 1, p. 015316, Jan. 2025.
<https://doi.org/10.1088/2631-8695/ada72f>.