

Review on AI-Driven Automation for Efficient VLSI Physical Design and Optimization

Dr.P.Maniraj Kumar¹, Dr.P.Nagarajan², Author 3 Name³

¹ Lincoln University, Malaysia ; ² SRM University, Vadapalani Campus, India;
pdf.maniraj@lincoln.edu.my¹ , nagarajan.pandiyan@gmail.com²

Abstract: The relentless scaling of CMOS technology has driven Very Large-Scale Integration (VLSI) circuits to unprecedented complexity, making traditional heuristic-based physical design flows increasingly inadequate. This literature review surveys recent advances in AI- and machine learning (ML)-driven automation spanning all major stages of the VLSI physical design flow — floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and sign-off. Key techniques including deep reinforcement learning (DRL), graph neural networks (GNNs), convolutional neural networks (CNNs), and transformer-based models are evaluated in terms of their impact on Power, Performance, and Area (PPA) metrics. Landmark contributions such as Google's AlphaChip, NVIDIA's AutoDMP, and Synopsys DSO.ai are discussed alongside open-source academic frameworks. The review also identifies current challenges — data scarcity, model interpretability, and scalability — and highlights future directions for autonomous, AI-native EDA flows.

Keywords: VLSI Physical Design, EDA Automation, Machine Learning, Deep Reinforcement Learning, Floorplanning, Placement Optimization, Routing, Timing Closure, Graph Neural Networks, PPA.

Introduction

Very Large-Scale Integration (VLSI) physical design encompasses the sequence of transformations that convert a logic netlist into a geometrically correct, manufacturable chip layout. The principal stages — floorplanning, placement, clock tree synthesis, routing, and timing/sign-off — collectively determine the final Power, Performance, and Area (PPA) of a silicon device. As process nodes shrink below 3 nm, the combinatorial complexity of these tasks grows super-linearly, exhausting conventional heuristic solvers and demanding weeks of expert tuning.

Artificial Intelligence, and machine learning in particular, has emerged as the most promising paradigm for overcoming these bottlenecks. Beginning with early neural-network-based timing predictors in the 1990s [1], the field has evolved dramatically with the availability of large design corpora, GPU compute, and advances in reinforcement learning and graph-based deep learning. Today, AI modules are embedded within commercial EDA suites from Synopsys, Cadence, and Mentor, while academic frameworks such as DREAMPlace and OpenROAD push the frontier of open, reproducible research [2][3].

This paper provides a structured literature review of AI-driven automation in VLSI physical design, organized by design stage. Section II covers floorplanning; Section III covers placement; Section IV covers routing; Section V addresses timing closure and static timing analysis; Section VI reviews power and IR-drop optimization; Section VII surveys industry tools; Section VIII identifies open challenges and future directions; and Section IX concludes.

Ai-Driven Floorplanning

Floorplanning determines the relative positions of large circuit macros (memory blocks, IP cores) on the chip canvas. Poor floorplan decisions propagate errors through all downstream stages, making this arguably the highest-leverage optimization point in physical design.

A. Deep Reinforcement Learning for Macro Placement

The seminal work by Mirhoseini et al. (2021), published in Nature, introduced a deep reinforcement learning (DRL) methodology — later named AlphaChip — that frames macro placement as a sequential decision process [4]. The agent observes a graph representation of the netlist and places macros one at a time on a discretized canvas, optimizing a reward signal that approximates post-routing wirelength, density, and congestion. Crucially, the agent generalizes across chip instances, using prior designs as training experience. In Google's reported results, AI-generated floorplans for Tensor Processing Units (TPUs) matched or exceeded human expert quality in power, performance, and area — and did so in under six hours rather than months [4].

NVIDIA's AutoDMP (2023) extended the DREAMPlace GPU-accelerated placer to automate macro placement hyperparameter search via DRL, demonstrating competitive results on industrial benchmarks with significantly reduced manual effort [5]. GraphPlanner (2023) proposed a variational graph-convolutional network (GCN) to construct the initial floorplan directly from circuit topology, treating floorplanning as a node-embedding task and leveraging the structural properties of the netlist graph [6].

B. Sequence-Pair and Transformer-Based Approaches

Yu et al. (2024) proposed a DRL-based floorplanning algorithm built on sequence-pair representations, achieving competitive results with more interpretable action spaces than canvas-discretization approaches [7]. Transformer architectures have also been adapted for floorplanning: ChiPFormer (2023) used an offline decision transformer to learn a transferable chip placement policy from historical design data, requiring no online environment interaction during inference [8].

ML-Based Placement Optimization

Standard cell placement positions millions of logic gates within the area defined by the floorplan. It is an NP-hard optimization problem traditionally addressed by analytical (force-directed) or simulated-annealing-based methods. ML is transforming placement in two complementary ways: direct policy learning and parameter/hyperparameter tuning.

A. Analytical Placement with Deep Learning Acceleration

DREAMPlace (Lin et al., 2019) recast the classical electrostatics-based global placer as a deep learning computational graph, enabling GPU acceleration and achieving 30–40x runtime speedup over CPU-based solvers [9]. Subsequent versions, DREAMPlace 4.0 (2022), incorporated timing-driven net weighting via momentum-based gradient updates, directly connecting placement decisions to timing slack [10]. These works established the "placer-as-differentiable-function" paradigm now widely adopted by the academic community.

B. GNN-Reinforcement Learning Hybrids

NeuroPlace (2023) integrated GNNs with reinforcement learning to learn spatial dependencies and timing-aware placement strategies from prior designs [11]. Evaluated on the ISPD 2005 and 2022 benchmark suites, NeuroPlace achieved up to 15.8% reduction in total wirelength and over 9.2% improvement in timing slack compared to RePlace and DREAMPlace baselines. Agnesina et al. (2022) similarly demonstrated deep RL for VLSI placement parameter optimization, learning tool-configuration policies that generalize across different design styles [12].

C. Transformer Models for Placement

Inspired by the success of attention mechanisms in NLP, transformer-based placement prediction schemes emerged in 2022 to capture long-range wire dependencies in large-scale netlists — a weakness of local GNN aggregation [11]. MaskPlace (2022) combined reinforcement learning with visual representation learning, treating placement as a masked image completion task and significantly reducing inference latency [8].

Machine learning for routing

Routing — the assignment of wires to connect placed cells — is split into global routing (topological path planning) and detailed routing (geometric wire assignment subject to DRC rules). Both stages are amenable to ML, either as standalone solvers or as learned guides within existing tools.

A. DRC Violation Prediction and Avoidance

A key ML application in routing is predicting Design Rule Check (DRC) hotspots before detailed routing commences, enabling early intervention. Liang et al. (2020) trained a customized CNN to predict DRC hotspot locations at sub-10 nm nodes from global-routing-stage features, allowing the placer to avoid congested regions proactively [13]. PROS (Chen et al., 2020) integrated a deep-learning-based routability optimizer as a plug-in within Cadence Innovus, operating transparently within a commercial EDA environment [14].

B. Global Routing with Reinforcement Learning

Liao et al. (2019) pioneered DRL for global routing, training an agent to navigate the routing graph while minimizing overflow and wirelength [15]. More recent surveys on ML-based routing (Integration, the VLSI Journal, 2022) document a growing portfolio of techniques — from imitation learning on expert-routed designs to hybrid RL-analytical methods — demonstrating consistent improvements in via count reduction and DRC convergence speed [16].

C. Detailed Routing and TritonRoute

TritonRoute and its successors (part of the OpenROAD project) incorporate ML-based pin accessibility prediction and inter-layer optimization. DR. CU 2.0 introduced a correct-by-construction detailed routing framework that uses learned heuristics to achieve DRC-clean layouts with fewer solver iterations than traditional ILP-based routers [14]. Active learning for pin accessibility prediction has further reduced the labeling burden needed to train routing-aware cell placement models.

Timing Analysis And Closure

Static Timing Analysis (STA) and timing closure are pervasive bottlenecks in advanced-node design. Achieving sign-off-accurate timing predictions early in the design flow — before expensive detailed routing — enables proactive optimization and reduces costly late-stage iterations.

A. Pre-Routing Timing Prediction with GNNs

Guo et al. (2022) proposed a timing-engine-inspired GNN for pre-routing slack prediction, achieving near-STA accuracy at a fraction of the computational cost [17]. By encoding circuit topology as a directed acyclic graph and propagating timing constraints via graph message passing, the model captures the causal structure of timing paths that simpler regression models miss. Han et al. (2014) earlier established that deep learning can proliferate golden sign-off timing from a small set of fully analyzed designs [18].

B. ML-Guided Clock Tree Synthesis

Clock Tree Synthesis (CTS) must balance clock skew, latency, and power simultaneously across millions of flip-flops. Cadence's Innovus CCOpt integrates ML-based buffer insertion and topology optimization heuristics, while IBM Research has demonstrated ML-driven SoC design flows that reduce CTS iteration counts significantly [19][20]. Khailany et al. highlighted DRL for automatically exploring design space for high-quality floorplans, timing constraints, and CTS parameters within a unified optimization loop [3].

Power And IR-Drop Optimization

Power integrity — including IR drop across the power delivery network (PDN) — is a critical reliability and performance concern. AI-based IEEE CEDA DATC benchmarking (Kahng et al., 2023) showed that ML models trained on historical sign-off data can predict IR drop maps with high fidelity, enabling power-grid co-optimization at placement stage rather than post-routing [21].

CNN-based IR drop predictors have been reported to achieve over 90% accuracy in hotspot identification on industrial designs, allowing early power-grid reinforcement to prevent costly electromigration failures [1]. AI techniques such as genetic algorithms and evolutionary learning are also applied to minimize dynamic power consumption by exploring gate sizing and multi-threshold cell selection within tight timing budgets [5].

Open Challenges And Future Directions

Data Scarcity and Proprietary Barriers: Industrial chip designs are rarely shared publicly, limiting training data for ML models. Synthetic benchmark suites (ISPD, ICCAD contest datasets, FloorSet) partially address this gap, but domain transfer from synthetic to production designs remains an open problem [24].

Model Interpretability and Trust: Black-box DRL and GNN models are difficult to verify, which hampers adoption in safety-critical or high-reliability design flows. Explainable AI (XAI) methods tailored to EDA are an active research frontier.

Scalability to Advanced Nodes: Sub-3 nm designs involve billions of instances and thousands of DRC rules. Current ML models often struggle to generalize at this scale; hierarchical learning and distributed inference frameworks are being actively investigated.

LLM-Augmented EDA Agents: Emerging work such as EDA-Copilot (2025) and ORFS-agent (2026) applies large language models as high-level reasoning agents over EDA tool APIs, enabling natural-language-guided design space exploration and automated script generation — pointing toward fully autonomous chip design flows [25].

Cross-Stage Co-Optimization: Most existing ML solutions optimize individual stages in isolation. True PPA improvement requires co-optimizing placement, CTS, routing, and timing simultaneously within a unified differentiable or RL framework — a largely unsolved problem.

Conclusion

This review has surveyed the rapidly maturing landscape of AI-driven automation in VLSI physical design. Deep reinforcement learning has redefined floorplanning and macro placement, transforming months of expert effort into hours of autonomous computation. GNNs and CNN-based models are delivering near-sign-off timing and IR-drop predictions at placement stage, enabling proactive optimization. GPU-accelerated, ML-augmented placers such as DREAMPlace are now competitive with commercial tools, while integrated platforms like Synopsys DSO.ai and Cadence's ML suites bring these advances to production design flows.

The field is converging toward fully autonomous, AI-native EDA flows where human intervention is reserved for high-level intent specification. Achieving this vision requires breakthroughs in data sharing, cross-stage co-optimization, and model interpretability. The trajectory of progress — from isolated ML predictors to end-to-end RL agents — is clear and compelling, and the next decade promises AI to be as indispensable to chip design as simulation is today.

References

1. IRJET, "Artificial Intelligence in VLSI Physical Design of Circuits to Optimize PPA," International Research Journal of Engineering and Technology, Vol. 11, Issue 10, Oct. 2024.
2. Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Z. Pan, "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement," in Proc. DAC, 2019, pp. 1–6. 0.
<https://doi.org/10.1145/3316781.3317803>
3. B. Khailany et al., "Accelerating Chip Design with Machine Learning," IEEE Micro, vol. 40, no. 6, pp. 23–32, 2020.
<https://doi.org/10.1109/MM.2020.3026231>
4. A. Mirhoseini et al., "A Graph Placement Methodology for Fast Chip Design," Nature, vol. 594, no. 7862, pp. 207–212, Jun. 2021.
<https://doi.org/10.1038/s41586-021-03544-w>
5. A. Agnesina, P. Rajvanshi, T. Yang et al., "AutoDMP: Automated DREAMPlace-Based Macro Placement," in Proc. ISPD, 2023, pp. 149–157.
<https://doi.org/10.1145/3569052.3578923>

6. ACM TODAES, "GraphPlanner: Floorplanning with Graph Neural Network," ACM Transactions on Design Automation of Electronic Systems, 2023.
<https://doi.org/10.1145/3555804>
7. S. Yu, S. Du, and C. Yang, "A Deep Reinforcement Learning Floorplanning Algorithm Based on Sequence Pairs," Applied Sciences, vol. 14, no. 7, p. 2905, Mar. 2024.
<https://doi.org/10.3390/app14072905>
8. Y. Lai, Y. Mu, and P. Luo, "MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning," arXiv:2211.13382, 2022.
<https://doi.org/10.48550/arXiv.2211.13382>
9. P. Liao et al., "DREAMPlace 4.0: Timing-Driven Global Placement with Momentum-Based Net Weighting," in Proc. DAC, 2022.
10. A. B. Kahng et al., "Survey of Machine Learning for Electronic Design Automation," in Proc. GLSVLSI, 2022.
11. ResearchGate, "A Machine Learning-Driven Placement Optimization Framework for VLSI Physical Design (NeuroPlace)," Journal of Computational Analysis and Applications, Vol. 31, No. 4, 2023.
12. A. Agnesina, K. Chang, and S. K. Lim, "VLSI Placement Parameter Optimization Using Deep Reinforcement Learning," in Proc. ICCAD, 2020.
13. R. Liang, H. Xiang, D. Pandey et al., "DRC Hotspot Prediction at Sub-10nm Process Nodes Using Customized Convolutional Network," in Proc. ISPD, 2020, pp. 135–142.
14. J. Chen, J. Kuang, G. Zhao et al., "PROS: A Plug-in for Routability Optimization Applied in the State-of-the-Art Commercial EDA Tool Using Deep Learning," in Proc. ICCAD, 2020.
15. H. Liao, W. Zhang, X. Dong, B. Poczos, K. Shimada, and L. B. Kara, "A Deep Reinforcement Learning Approach for Global Routing," arXiv:1906.08809, 2019.
16. D. Amuru, A. Zahra et al., "AI/ML Algorithms and Applications in VLSI Design and Technology," Integration, the VLSI Journal, vol. 93, Nov. 2023.
17. Z. Guo, M. Liu, J. Gu, S. Zhang, D. Z. Pan, and Y. Lin, "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction," in Proc. DAC, 2022.
18. S.-S. Han, A. B. Kahng, S. Nath, and A. S. Vydyanathan, "A Deep Learning Methodology to Proliferate Golden Signoff Timing," in Proc. DATE, 2014.
19. Cadence Design Systems, "Innovus CCOpt Clock Tree Synthesis," [Online]. Available: <https://www.cadence.com>
20. IBM Research, "ML-Driven SoC Design Optimization," [Online]. Available: <https://research.ibm.com>
21. J. Jung, A. B. Kahng, S. Kundu et al., "IEEE CEDA DATC Emerging Foundations in IC Physical Design and MLCAD Research," in Proc. ICCAD, 2023, pp. 1–7.
22. R. Liang, A. Agnesina, G. Pradipta et al., "CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization," in Proc. ICCAD, 2023.
23. IEEE Xplore, "AI-Powered VLSI Design Automation for Faster Chip Production in Emerging Technologies," in Proc. IEEE Int. Conf., 2025.
24. Intel Labs, "FloorSet: A VLSI Floorplanning Dataset with Design Constraints of Real-World SoCs," arXiv:2405.05480, 2024.

<https://doi.org/10.48550/arXiv.2405.05480>

25. Z. Xiao, X. He, H. Wu, B. Yu, and Y. Guo, "EDA-Copilot: A RAG-Powered Intelligent Assistant for EDA Tools," ACM TODAES, 2025.